## **AMENDMENTS TO THE CLAIMS**

This listing of claims will replace all prior versions, and listings, of claims in the application:

## **Listing of Claims:**

1

2

3

| 1  | 1. (Currently amended) An apparatus that facilitates self-correcting   |
|----|--|
| 2  | memory in a shared-memory system, comprising:  |
| 3  | a main memory;   |
| 4  | a memory controller coupled to the main memory;  |
| 5  | a processor cache;   |
| 6  | a communication channel coupled to the processor cache and to the  |
| 7  | memory controller; and   |
| 8  | an error detection and correction mechanism within the memory  |
| 9  | controller, which is configured to cycle through and correct errors in main                                    |
| 10 | memory;  |
| 11 | wherein after examining the data in and possibly correcting a location in                                      |
| 12 | main memory and correcting any errors, if the error detection and correction                                   |
| 13 | mechanism determines that the data from the location has been checked out to the                               |
| 14 | processor cache, the error detection and correction mechanism is configured to                                 |
| 15 | read and possibly correct the corresponding line in the processor cache and correct                            |
| 16 | any errors.  |
|    | I and the second se |

2. (Original) The apparatus of claim 1, wherein the error detection and correction mechanism performs single bit error correction/double bit error detection.

| 1 | 3. (Original) The apparatus of claim 1, wherein the error detection and            |
|---|--|
| 2 | correction mechanism performs double bit error correction.                         |
|   |  |
| 1 | 4. (Original) The apparatus of claim 1, further comprising:                        |
| 2 | an input/output cache; and   |
| 3 | wherein the reading mechanism is further configured to read the data from          |
| 4 | the input/output cache when the currently valid copy of the data is checked out to |
| 5 | the input/output cache;  |
| 6 | wherein the error detection and correction mechanism corrects errors in            |
| 7 | the data and stores the corrected copy of the data in the main memory.             |
|   |  |
| 1 | 5. (Original) The apparatus of claim 4, further comprising:                        |
| 2 | a second processor cache;  |
| 3 | wherein the reading mechanism is further configured to read the data from          |
| 4 | the second processor cache when the currently valid copy of the data is checked    |
| 5 | out to the second processor cache; and   |
| 6 | wherein the error detection and correction mechanism corrects errors in            |
| 7 | the data and stores the corrected copy of the data in the main memory.             |
|   |  |
| 1 | 6. (Original) The apparatus of claim 5, further comprising a marking               |
| 2 | mechanism within the memory controller that is configured to mark a location in    |
| 3 | the main memory to indicate that the data from the location is checked-out to a    |
| 4 | cache, wherein the cache is one of, the processor cache, the input/output cache,   |
| 5 | and the second processor cache.  |
|   |  |

mechanism within the memory controller that is configured to access each

7. (Original) The apparatus of claim 6, further comprising a scrubbing

1

2

| 3  | location within the main memory periodically to allow the error detection and    |
|----|--|
| 4  | correction mechanism to detect and correct errors.                               |
| 1  | 8. (Original) The apparatus of claim 7, further comprising:                      |
| 2  | a detecting mechanism coupled to the scrubbing mechanism that is                 |
| 3  | configured to detect the location in the main memory when the location is marked |
| 4  | that the data from the location is checked-out to the cache; and                 |
| 5  | the reading mechanism that is further configured to request a read from the      |
| 6  | communication channel if the location is so marked.                              |
| 1  | 9. (Original) The apparatus of claim 8, wherein the communication                |
| 2  | channel is a coherent network.   |
| 1  | 10. (Currently amended) A multiprocessor shared-memory computing                 |
| 2  | system that facilitates self-correcting memory, comprising:                      |
| 3  | a main memory;   |
| 4  | a memory controller coupled to the main memory;                                  |
| 5  | a processor cache;   |
| 6  | a central processing unit coupled to the processor cache;                        |
| 7  | a communication channel coupled to the processor cache and to the                |
| 8  | memory controller; and   |
| 9  | an error detection and correction mechanism within the memory                    |
| 10 | controller, which is configured to cycle through and correct errors in main      |
| 11 | memory;  |
| 12 | wherein after examining the data in and possibly correcting a location in        |
| 13 | main memoryand correcting any errors, if the error detection and correction      |
| 14 | mechanism determines that the data from the location has been checked out to the |

processor cache, the error detection and correction mechanism is configured to

| 16 | read and possibly correct the corresponding line in the processor cache and correct |
|----|---|
| 17 | any errors.   |
| 1  | 11. (Original) The multiprocessor shared-memory computing system of                 |
| 2  | claim 10, wherein the error detection and correction mechanism performs single      |
| 3  | bit error correction/double bit error detection.                                    |
| 1  | 12. (Original) The multiprocessor shared-memory computing system of                 |
| 2  | claim 10, wherein the error detection and correction mechanism performs double      |
| 3  | bit error correction.   |
| 1  | 13. (Original) The multiprocessor shared-memory computing system of                 |
| 2  | claim 10, further comprising:   |
| 3  | an input/output cache;  |
| 4  | an input/output device coupled to the input/output cache; and                       |
| 5  | the reading mechanism further configured to read the data from the                  |
| 6  | input/output cache when the currently valid copy of the data is checked out to the  |
| 7  | input/output cache;   |
| 8  | wherein the error detection and correction mechanism corrects errors in             |
| 9  | the data and stores the corrected copy of the data in the main memory.              |
| 1  | 14. (Original) The multiprocessor shared-memory computing system of                 |
| 2  | claim 13, further comprising:   |
| 3  | a second processor cache;   |
| 4  | a second central processing unit coupled to the second processor cache;             |

5

and

| 6  | the reading mechanism that is further configured to read the data from the         |
|----|--|
| 7  | second processor cache when the currently valid copy of the data is checked out to |
| 8  | the second processor cache;  |
| 9  | wherein the error detection and correction mechanism corrects errors in            |
| 10 | the data and stores the corrected copy of the data in the main memory              |
|    |  |
| 1  | 15. (Original) The multiprocessor shared-memory computing system of                |
| 2  | claim 14, further comprising a marking mechanism within the memory controller      |
| 3  | that is configured to mark a location in the main memory to indicate that the data |
| 4  | from the location is checked-out to a cache, wherein the cache is one of, the      |
| 5  | processor cache, the input/output cache, and the second processor cache.           |
|    |  |
| 1  | 16. (Original) The multiprocessor shared-memory computing system of                |
| 2  | claim 15, further comprising a scrubbing mechanism within the memory               |
| 3  | controller that is configured to access each location within the main memory       |
| 4  | periodically to allow the error detection and correction mechanism to detect and   |
| 5  | correct errors.  |
|    |  |
| 1  | 17. (Original) The multiprocessor shared-memory computing system of                |
| 2  | claim 16, further comprising:  |
| 3  | a detecting mechanism coupled to the scrubbing mechanism that is                   |
| 4  | configured to detect the location in the main memory when the location is marked   |
| 5  | that the data from the location is checked-out to the cache; and                   |
| 6  | the reading mechanism that is further configured to request a read from the        |
| 7  | communication channel if the location is so marked.                                |

1

2

| 1 | 19. (Currently amended) A method for facilitating self-correcting memory     |
|---|--|
| 2 | in a shared memory system, comprising:                                       |
| 3 | marking as invalid a memory location within a plurality of memory            |
| 4 | locations when a data from the memory location is checked out to a cache;    |
| 5 | scrubbing the plurality of memory locations for errors using an error        |
| 6 | detection and correction mechanism within the memory controller, which is    |
| 7 | configured to cycle through and correct errors in main memory;               |
| 8 | detecting the memory location marked as invalid during scrubbing; and        |
| 9 | upon detecting the memory location marked as invalid;                        |
| 0 | reading the data from the cache associated with the memory                   |
| 1 | location,  |
| 2 | correcting an error in the data, and   |
| 3 | writing the data to the memory location.                                     |
| 1 | 20. (Original) The method of claim 19, wherein scrubbing the plurality of    |
| 2 | memory locations for errors includes:  |
| 3 | accessing the memory location;   |
| 4 | locating a valid copy of the data associated with the memory location;       |
| 5 | reading the valid copy of the data;  |
| 6 | correcting an error in the data;   |
| 7 | writing the data to the memory location; and                                 |
| 8 | repeating the steps of accessing, locating, reading, correcting, and writing |
| 9 | for each memory location within the plurality of memory locations.           |